Method and apparatus for adapting a variable impedance network
First Claim
Patent Images
1. A variable matching network, comprising:
- a plurality of variable capacitors on a single die, wherein the single die has a plurality of ports coupled to the plurality of variable capacitors; and
a switching system comprising a group of switches, wherein the switching system is coupled with the plurality of variable capacitors to enable the variable matching network to be adjusted to a plurality of topologies according to switch positions of the group of switches,wherein a first switch of the group of switches has a different conducting channel size than a second switch of the group of switches.
5 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure may include, for example, a tunable capacitor having a decoder for generating a plurality of control signals, and an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches. The plurality of switches can be controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors. Additionally, the array of tunable switched capacitors is adapted to have non-uniform quality (Q) factors. Additional embodiments are disclosed.
487 Citations
20 Claims
-
1. A variable matching network, comprising:
-
a plurality of variable capacitors on a single die, wherein the single die has a plurality of ports coupled to the plurality of variable capacitors; and a switching system comprising a group of switches, wherein the switching system is coupled with the plurality of variable capacitors to enable the variable matching network to be adjusted to a plurality of topologies according to switch positions of the group of switches, wherein a first switch of the group of switches has a different conducting channel size than a second switch of the group of switches. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A variable matching network comprising:
-
a plurality of variable capacitors on a single die, wherein the single die has a plurality of ports coupled to the plurality of variable capacitors; and a switching system comprising a group of switches, wherein the switching system is coupled with the plurality of variable capacitors to enable the variable matching network to be adjusted to a plurality of topologies according to switch positions of the group of switches, wherein at least one topology of the plurality of topologies is selected from a group of topologies consisting essentially of a Tee topology, a Pi topology, an L topology, or a combination thereof.
-
-
14. A variable matching network, comprising:
-
a plurality of variable capacitors on a single die, wherein the single die has a plurality of ports coupled to the plurality of variable capacitors; and a switching system comprising a group of switches, wherein the switching system is coupled with the plurality of variable capacitors to enable the variable matching network to be adjusted to be one of a plurality of topologies according to switch positions of the group of switches, wherein the one of the plurality of topologies is selected from a group of topologies consisting essentially of a Tee topology, a Pi topology, an L topology, or a combination thereof. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A variable matching network, comprising:
-
a plurality of variable capacitors coupled to a plurality of ports; and a switching system comprising a group of switches, wherein the switching system is coupled with the plurality of variable capacitors to enable the variable matching network to be adjusted to a plurality of topologies according to switch positions of the group of switches, wherein the group of switches provides for a non-uniform Q factor based on at least one of a different conducting channel size of at least some switches or a parallel configuration of at least two switches, wherein at least one topology of the plurality of topologies is selected from a group of topologies consisting essentially of a Pi topology, an L topology, or a combination thereof.
-
Specification