×

Pixel driving circuit and driving method thereof, array substrate and display apparatus

  • US 9,760,199 B2
  • Filed: 09/02/2014
  • Issued: 09/12/2017
  • Est. Priority Date: 05/14/2014
  • Status: Active Grant
First Claim
Patent Images

1. A pixel driving circuit comprising:

  • a data line, a first scan line, a second scan line, a power supply line, a light emitting device, a display sub-circuit and a photosensitive sub-circuit;

    whereinthe display sub-circuit is directly connected to the data line, the first scan line, the second scan line, the power supply line and the light emitting device, and is configured to drive the light emitting device to emit light for display under control of the first scan line, the second scan line, the data line and the power supply line; and

    the photosensitive sub-circuit is directly connected to the second scan line, and is configured to sense a touch action under control of the second scan line;

    wherein the photosensitive sub-circuit comprises;

    a reference signal line, a signal detecting line, a first storage capacitor, a signal sensing unit and a signal reading-writing unit;

    whereinthe signal reading-writing unit is directly connected to a first terminal of the first storage capacitor, the second scan line and the signal detecting line, and is configured to write a signal on the signal detecting line into the first terminal of the first storage capacitor, or to read out a signal stored in the first storage capacitor and transmit the same to the signal detecting line under the control of the second scan line; and

    the signal sensing unit is directly connected to the second scan line, the reference signal line and the first storage capacitor, and is configured to write a signal on the reference signal line and a sensed photosensitive signal into the first storage capacitor under the control of the second scan line;

    the signal reading-writing unit comprises a sixth transistor having a gate connected to the second scan line, a source connected to the first terminal of the first storage capacitor, and a drain connected to the signal detecting line, and being configured to write the signal on the signal detecting line into the first terminal of the first storage capacitor, or to read out the signal stored in the first storage capacitor and transmit the same to the signal detecting line under the control of the second scan line; and

    the signal sensing unit comprises a seventh transistor and a photosensitive transistor, wherein the seventh transistor has a gate directly connected to the second scan line, a source directly connected to the reference signal line and a drain directly connected to a gate of the photosensitive transistor and a second terminal of the first storage capacitor, and is configured to write the signal on the reference signal line into the second terminal of the first storage capacitor under the control of the second scan line; and

    the photosensitive transistor has a gate connected to a source thereof and a drain connected to the first terminal of the first storage capacitor, and is configured to sense the photosensitive signal and write the same into the first terminal of the first storage capacitor.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×