Data shift apparatuses and methods
First Claim
1. An apparatus, comprising:
- a memory device, comprising;
an array of memory cells;
sensing circuitry coupled to the array via a plurality of sense lines;
a first shared I/O line configured to selectably couple a first subset of the plurality of sense lines and a second shared I/O line configured to selectably couple a second subset of the plurality of sense lines;
a shift element configured to selectably couple the first shared I/O line to the second shared I/O line to enable a data shift operation; and
a controller configured to direct selectable coupling of the array, the sensing circuitry, and the shift element to enable a shift of a data value from the first shared I/O line to the second shared I/O line.
5 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure includes data shift apparatuses and methods. An example apparatus includes a memory device. The example memory device includes an array of memory cells and sensing circuitry coupled to the array via a plurality of sense lines. A first shared input/output (I/O) line is configured to selectably couple a first subset of the plurality of sense lines and a second shared I/O line is configured to selectably couple a second subset of the plurality of sense lines. A shift element is configured to selectably couple the first shared I/O line to the second shared I/O line to enable a data shift operation. A controller is configured to direct selectable coupling of the array, the sensing circuitry, and the shift element to enable a shift of a data value from the first shared I/O line to the second shared I/O line.
355 Citations
38 Claims
-
1. An apparatus, comprising:
a memory device, comprising; an array of memory cells; sensing circuitry coupled to the array via a plurality of sense lines; a first shared I/O line configured to selectably couple a first subset of the plurality of sense lines and a second shared I/O line configured to selectably couple a second subset of the plurality of sense lines; a shift element configured to selectably couple the first shared I/O line to the second shared I/O line to enable a data shift operation; and a controller configured to direct selectable coupling of the array, the sensing circuitry, and the shift element to enable a shift of a data value from the first shared I/O line to the second shared I/O line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
11. An apparatus, comprising:
a memory device, comprising; an array of memory cells; sensing circuitry coupled to the array via a plurality of sense lines; a plurality of shared I/O lines each configured to selectably and bidirectionally move a data value within the array; and a pair of shift elements comprising a first shift element and a second shift element, wherein each shift element in the pair is configured to; couple a particular shared I/O line of the respective plurality of shared I/O lines selectably to a first shared I/O line and a second shared I/O line; and shift the data value from a coupled first shared I/O line, offset in a first direction by a span of shared I/O lines from the particular shared I/O line, to the second shift element coupled to a second shared I/O line offset in a second direction by the span of shared I/O lines from the particular shared I/O line; and a controller configured to direct selectable coupling of the array, the sensing circuitry, and the first and second shift elements to enable an operation to shift a data value from the first shared I/O line to the second shared I/O line. - View Dependent Claims (12, 13, 14, 15, 16)
-
17. An apparatus, comprising:
a controller coupled to a memory device and configured to direct a data shift operation, wherein the memory device comprises; an array of memory cells; sensing circuitry coupled to the array via a plurality of columns of the memory cells, the sensing circuitry including a sense amplifier or a compute component coupled to each of the columns and configured to implement a command from the controller to shift data values; a plurality of shared I/O lines each configured to selectably and bidirectionally move a data value within the array; and a pair of a first shift element and a second shift element, wherein each shift element in the pair is configured to; shift the data value from a coupled first shared I/O line, offset in a first direction by a span of shared I/O lines, to the second shift element coupled to a second shared I/O line offset in a second direction by the span of shared I/O lines. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)
-
29. A method for operating a memory device, comprising:
-
receiving control signals from a controller coupled to an array of memory cells that direct moving a data value from a source location to a destination location in the array; selectably coupling a first shift element to a first shared I/O line; moving the data value from the first shared I/O line as the source location to the first shift element; selectably coupling a second shift element to a second shared I/O line; and moving the data value from the second shift element to the second shared I/O line. - View Dependent Claims (30, 31, 32, 33, 34, 35, 36, 37, 38)
-
Specification