Array substrate, manufacturing method thereof and display device

  • US 9,786,696 B2
  • Filed: 01/04/2015
  • Issued: 10/10/2017
  • Est. Priority Date: 09/25/2014
  • Status: Active Grant
First Claim
Patent Images

1. A manufacturing method of an array substrate, comprising:

  • forming a pattern comprising a gate line and a common electrode on a base substrate;

    forming a gate insulation layer on the pattern of the gate line and the common electrode;

    forming a pattern comprising an active layer and a pixel electrode on the gate insulation layer, the pixel electrode and the active layer provided on the same layer, wherein a metal-oxide semiconductor layer is deposited on the gate insulation layer, and a pattern comprising the active layer and a pixel electrode pre-structure is formed through a patterning process and the pixel electrode is formed by performing a metallization process on the pixel electrode pre-structure;

    forming an etching stop layer on the metal-oxide semiconductor layer;

    coating a photoresist layer on the etching stop layer;

    forming a photoresist completely reserved region, a photoresist partly reserved region and a photoresist completely removed region through a patterning process, the photoresist completely reserved region corresponding to a region where a channel region in the active layer is located, the photoresist partly reserved region corresponding to regions where ohmic contact regions in the active layer and the pixel electrode are located, and the photoresist completely removed region corresponding to regions other than the photoresist completely reserved region and the photoresist partly reserved region;

    removing regions of the etching stop layer and the metal-oxide semiconductor layer which are not covered by the photoresist layer;

    removing the photoresist partly reserved region, and simultaneously thinning a thickness of the photoresist completely reserved region;

    removing the etching stop layer exposed after removing the photoresist partly reserved region; and

    peeling off the photoresist layer so as to form a pattern comprising the active layer, the pixel electrode pre-structure and the etching stop layer, the etching stop layer being located on the channel region in the active layer; and

    forming a pattern comprising a data line, a source electrode and a drain electrode.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×