Structure and process to tuck fin tips self-aligned to gates
First Claim
Patent Images
1. A semiconductor structure comprising:
- a semiconductor fin portion having an end wall and extending upwards from a substrate;
a gate structure straddling a portion of said semiconductor fin portion;
a first set of gate spacers located on opposing sidewall surfaces of said gate structure; and
a second set of gate spacers located on outer sidewalls of said first gate spacers, wherein one gate spacer of said second set of gate spacers has an inner sidewall surface having an upper portion directly contacting said outer sidewall of one of said gate spacers of said first set of gate spacers and a lower portion directly contacting and covering an entirety of a sidewall of said end wall of said semiconductor fin portion.
4 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor structure is provided that includes a semiconductor fin portion having an end wall and extending upward from a substrate. A gate structure straddles a portion of the semiconductor fin portion. A first set of gate spacers is located on opposing sidewall surfaces of the gate structure; and a second set of gate spacers is located on sidewalls of the first set of gate spacers. One gate spacer of the second set of gate spacers has a lower portion that directly contacts the end wall of the semiconductor fin portion.
14 Citations
12 Claims
-
1. A semiconductor structure comprising:
-
a semiconductor fin portion having an end wall and extending upwards from a substrate; a gate structure straddling a portion of said semiconductor fin portion; a first set of gate spacers located on opposing sidewall surfaces of said gate structure; and a second set of gate spacers located on outer sidewalls of said first gate spacers, wherein one gate spacer of said second set of gate spacers has an inner sidewall surface having an upper portion directly contacting said outer sidewall of one of said gate spacers of said first set of gate spacers and a lower portion directly contacting and covering an entirety of a sidewall of said end wall of said semiconductor fin portion. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
Specification