Avoid the memory chip unmatched method of impedance, storage system and template on every side

Avoid the memory chip unmatched method of impedance, storage system and template on every side

  • CN 100,541,778 C
  • Filed: 09/27/2002
  • Issued: 09/16/2009
  • Est. Priority Date: 09/27/2001
  • Status: Active Grant
First Claim
Patent Images

1. the wiring method of the signal line of a data/address bus, wherein:

  • Signal line comprises first lead that is placed on first terminal block and second lead that is placed at least one second terminal block;

    Second terminal block is installed on first terminal block and connects first and second leads so that be one another in series, thereby sets up signal line;

    AndAt least one semiconductor device is connected with second lead,The method comprising the steps of, and its impedance of connecting up is that a lead determining according to the additional capacitor of the second terminal block semiconductor-on-insulator device is as second lead, so that make the impedance of first terminal block consistent with the impedance phase of second terminal block.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×