Method for working out power system node impedance matrix through factor table method based on symmetrical sparse matrix technology

Method for working out power system node impedance matrix through factor table method based on symmetrical sparse matrix technology

  • CN 104,715,422 A
  • Filed: 01/20/2015
  • Published: 06/17/2015
  • Est. Priority Date: 01/20/2015
  • Status: Active Application
First Claim
Patent Images

1. ask for a method for electric system nodal impedance matrix based on the factor table method of symmetrical and sparse technology, its feature comprises the following steps:

  • Step 1;

    read in each circuit branch data of n node system;

    Step 2;

    form bus admittance matrix Y;

    Step 3;

    Gaussian elimination computing is carried out to Y battle array obtain factor table according to symmetry is openness, and the position of nonzero element in triangle on packing factor table;

    Step 4;

    according to triangle U on factor table ijthe openness of element asks Z kbattle array diagonal element Z kkand above element, and ask diagonal element Z according to symmetry kkwith the off-diagonal element on a left side;

    Step 5;

    by Z battle array write data file.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×