Systems and methods for controlling instruction throughput

Systems and methods for controlling instruction throughput

  • CN 1,831,758 A
  • Filed: 03/07/2006
  • Published: 09/13/2006
  • Est. Priority Date: 03/08/2005
  • Status: Active Application
First Claim
Patent Images

1. system (10,30) that is used for the instruction throughput of processor controls (16,40), described system comprises:

  • Comparer (12,34) is determined the actual instruction handling capacity of each clock period and the difference that the target instruction target word handling capacity of each clock period is set;

    AndSpeed setting controller (14) is sued for peace with the mean difference on definite a plurality of clock period to a plurality of differences, and the actual instruction handling capacity of adjusting described each clock period according to described mean difference.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×