Fault tolerant data storage circuit

Fault tolerant data storage circuit

  • CN 1,836,215 A
  • Filed: 05/11/2004
  • Published: 09/20/2006
  • Est. Priority Date: 06/02/2003
  • Status: Active Application
First Claim
Patent Images

1. fault tolerant data storage circuit comprises:

  • A plurality of memory elements, the described memory element hypothesis of all that are constituted has preferable original state, each memory element has clock input, data input and data output, the clock input of all described memory elements is all connecting shared clock incoming line, and the data input of all described memory elements is all connecting the data shared signal wire of data storage circuitry;

    And,A logic gates, it has the input of one group of each data output that is connecting all described memory elements and has the output corresponding to the described preferable original state of described memory element, until by apply the described element of signal change on described shared data incoming line.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×