Multi-level inverter with flying capacitor topology
First Claim
Patent Images
1. A method comprising:
- generating a periodic waveform having a first frequency by switching, at a second frequency and at staggered times, each of a plurality of MOSFET transistors connected in series in a first bank of a multi-level inverter, wherein the second frequency is greater than the first frequency.
1 Assignment
0 Petitions
Accused Products
Abstract
A multi-level inverter having one or more banks, each bank containing a plurality of low voltage MOSFET transistors. A processor configured to switch the plurality of low voltage MOSFET transistors in each bank to switch at multiple times during each cycle.
171 Citations
23 Claims
-
1. A method comprising:
generating a periodic waveform having a first frequency by switching, at a second frequency and at staggered times, each of a plurality of MOSFET transistors connected in series in a first bank of a multi-level inverter, wherein the second frequency is greater than the first frequency. - View Dependent Claims (2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15)
-
8. A multi-level inverter comprising:
-
a first bank and a second bank of series connected switches, the first bank and the second bank connected in series between an input voltage terminal and a reference voltage terminal; a plurality of capacitors, each of the plurality of capacitors having a first capacitor terminal connected between two adjacent ones of the switches of the first bank and a second capacitor terminal connected between two adjacent ones of the switches of the second bank; and a controller configured to cause the multi-level inverter to generate a periodic waveform having a first frequency by controlling a plurality of switch pairs such that each switch pair is switched at staggered times with respect to other ones of the plurality of switch pairs during a periodic switching cycle, wherein the periodic switching cycle has a second frequency greater than the first frequency, and wherein each switch pair comprises one of the switches of the first bank and a respective one of the switches of the second bank. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23)
-
Specification