Semiconductor integrated circuit device with I/O cell and connection member
First Claim
1. A semiconductor integrated circuit device comprising:
- a chip;
connection members arranged on said entire chip;
a first I/O cell which is arranged on a periphery of said chip and has a first end portion on a peripheral side of said chip and a second end portion on a center side of said chip;
a second I/O cell which is arranged inside said first I/O cell and has a third end portion on the peripheral side of said chip and a fourth end portion on the center side of said chip;
first terminals formed on the first end portion and connected to said connection members;
second terminals formed on the second end portion and connected to an internal circuit of said chip;
third terminals formed on the third end portion and connected to the internal circuit of said chip; and
fourth terminals formed on the fourth end portion and connected to said connection members.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit device includes connection members arranged on an entire chip, a first I/O cell which is arranged on the periphery of the chip and has a first end portion on the peripheral side of the chip and a second end portion on the center side of the chip, a second I/O cell which is arranged inside the first I/O cell and has a third end portion on the peripheral side of the chip and a fourth end portion on the center side of the chip, first terminals formed on the first end portion and connected to the connection members, second terminals formed on the second end portion and connected to an internal circuit of the chip, third terminals formed on the third end portion and connected to the internal circuit, and fourth terminals formed on the fourth end portion and connected to the connection members.
-
Citations
17 Claims
-
1. A semiconductor integrated circuit device comprising:
-
a chip;
connection members arranged on said entire chip;
a first I/O cell which is arranged on a periphery of said chip and has a first end portion on a peripheral side of said chip and a second end portion on a center side of said chip;
a second I/O cell which is arranged inside said first I/O cell and has a third end portion on the peripheral side of said chip and a fourth end portion on the center side of said chip;
first terminals formed on the first end portion and connected to said connection members;
second terminals formed on the second end portion and connected to an internal circuit of said chip;
third terminals formed on the third end portion and connected to the internal circuit of said chip; and
fourth terminals formed on the fourth end portion and connected to said connection members. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
Specification