Memory management of local variables
First Claim
Patent Images
1. A processor, comprising:
- a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate, each method using its own set of local variables; and
a cache subsystem comprising a multi-way set associative cache and a data memory that holds a contiguous block of memory defined by an address stored in a register, wherein local variables are stored in said data memory.
2 Assignments
0 Petitions
Accused Products
Abstract
A processor preferably comprises a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate. Each method uses its own set of local variables. The processor also includes a cache subsystem comprising a multi-way set associative cache and a data memory that holds a contiguous block of memory defined by an address stored in a register, wherein local variables are stored in said data memory.
-
Citations
23 Claims
-
1. A processor, comprising:
-
a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate, each method using its own set of local variables; and
a cache subsystem comprising a multi-way set associative cache and a data memory that holds a contiguous block of memory defined by an address stored in a register, wherein local variables are stored in said data memory. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A cache subsystem, comprising:
-
a multi-way set associative cache; and
a data memory that holds a contiguous block of memory defined by an address stored in a register, wherein local variables are stored in said data memory. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A cache subsystem, comprising:
-
a multi-way set associative cache; and
a means for holding a contiguous block of memory defined by an address stored in a register, wherein local variables are stored in said data memory. - View Dependent Claims (18, 19)
-
-
20. A method, comprising:
-
programming a register to define a contiguous block of memory in a cache subsystem; and
storing local variables associated with executing methods in the contiguous block of memory. - View Dependent Claims (21, 22, 23)
-
Specification