Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same
First Claim
1. An integrated circuit device comprising:
- a memory cell including an electrically floating body transistor, wherein the electrically floating body transistor includes;
a source region;
a drain region;
a body region disposed between the source region and the drain region, wherein the body region is electrically floating; and
a gate disposed over the body region; and
wherein the memory cell includes (i) a first data state which is representative of a first charge in the body region of the electrically floating body transistor, and (ii) a second data state which is representative of a second charge in the body region of the electrically floating body transistor; and
circuitry, coupled to the electrically floating body transistor of the memory cell, to (i) generate read control signals to perform a read operation of the memory cell and (ii) apply the read control signals to the electrically floating body transistor to sense the data state of the memory cell; and
wherein, in response to read control signals, the electrically floating body transistor replenishes charge in the body region of the electrically floating body transistor during the read operation.
5 Assignments
0 Petitions
Accused Products
Abstract
An integrated circuit device (for example, logic or discrete memory device) including a memory cell including an electrically floating body transistor, wherein the electrically floating body transistor includes a source region, a drain region, a body region disposed between the source region and the drain region, wherein the body region is electrically floating, and a gate disposed over the body region. The memory cell includes (i) a first data state which is representative of a first charge in the body region of the electrically floating body transistor, and (ii) a second data state which is representative of a second charge in the body region of the electrically floating body transistor. Circuitry, coupled to the electrically floating body transistor of the memory cell, (i) generates read control signals to perform a read operation of the memory cell and (ii) apply the read control signals to the electrically floating body transistor to sense the data state of the memory cell; wherein, in response to read control signals, the electrically floating body transistor replenishes charge in the body region of the electrically floating body transistor during the read operation. The electrically floating body transistor may be disposed on a bulk-type substrate or SOI-type substrate.
-
Citations
19 Claims
-
1. An integrated circuit device comprising:
-
a memory cell including an electrically floating body transistor, wherein the electrically floating body transistor includes;
a source region;
a drain region;
a body region disposed between the source region and the drain region, wherein the body region is electrically floating; and
a gate disposed over the body region; and
wherein the memory cell includes (i) a first data state which is representative of a first charge in the body region of the electrically floating body transistor, and (ii) a second data state which is representative of a second charge in the body region of the electrically floating body transistor; and
circuitry, coupled to the electrically floating body transistor of the memory cell, to (i) generate read control signals to perform a read operation of the memory cell and (ii) apply the read control signals to the electrically floating body transistor to sense the data state of the memory cell; and
wherein, in response to read control signals, the electrically floating body transistor replenishes charge in the body region of the electrically floating body transistor during the read operation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An integrated circuit device comprising:
-
a memory cell including an electrically floating body transistor, wherein the electrically floating body transistor disposed in or on a semiconductor region or layer which resides on or above an insulating region or layer of a substrate, the electrically floating body transistor includes;
a source region having impurities to provide a first conductivity type;
a drain region having impurities to provide the first conductivity type, a body region disposed between the source region, the drain region and the insulating region or layer of the substrate, wherein the body region is electrically floating and includes impurities to provide a second conductivity type wherein the second conductivity type is different from the first conductivity type;
a gate spaced apart from the body region;
wherein the memory cell includes (i) a first data state which is representative of a first charge in the body region of the electrically floating body transistor, and (ii) a second data state which is representative of a second charge in the body region of the electrically floating body transistor;
circuitry, coupled to the electrically floating body transistor of the memory cell, to (i) generate read control signals to perform a read operation of the memory cell and (ii) apply the read control signals to the electrically floating body transistor to sense the data state of the memory cell; and
wherein, in response to read control signals, the electrically floating body transistor replenishes charge in the body region of the electrically floating body transistor during the read operation. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19)
-
Specification