REDUCING SILICIDE RESISTANCE IN SILICON/GERMANIUM-CONTAINING DRAIN/SOURCE REGIONS OF TRANSISTORS
First Claim
Patent Images
1. A method, comprising:
- forming a cavity in a semiconductor region laterally adjacent to a gate electrode structure of a transistor;
forming a strain-inducing silicon/germanium alloy in said cavity, said silicon/germanium alloy having a first silicon concentration;
forming a silicon-containing semiconductor material on said strain-inducing silicon/germanium alloy, said silicon-containing semiconductor material having a second silicon concentration that is greater than said first silicon concentration;
forming drain and source regions at least partially in said silicon/germanium alloy and said silicon-containing semiconductor material; and
forming a metal silicide in said silicon-containing semiconductor material.
5 Assignments
0 Petitions
Accused Products
Abstract
In sophisticated P-channel transistors, a high germanium concentration may be used in a silicon/germanium alloy, wherein an additional semiconductor cap layer may provide enhanced process conditions during the formation of a metal silicide. For example, a silicon layer may be formed on the silicon/germanium alloy, possibly including a further strain-inducing atomic species other than germanium, in order to provide a high strain component while also providing superior conditions during the silicidation process.
-
Citations
23 Claims
-
1. A method, comprising:
-
forming a cavity in a semiconductor region laterally adjacent to a gate electrode structure of a transistor; forming a strain-inducing silicon/germanium alloy in said cavity, said silicon/germanium alloy having a first silicon concentration; forming a silicon-containing semiconductor material on said strain-inducing silicon/germanium alloy, said silicon-containing semiconductor material having a second silicon concentration that is greater than said first silicon concentration; forming drain and source regions at least partially in said silicon/germanium alloy and said silicon-containing semiconductor material; and forming a metal silicide in said silicon-containing semiconductor material. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method, comprising:
-
forming a silicon-containing semiconductor material on a silicon/germanium alloy formed in an active region of a P-type transistor, said silicon-containing semiconductor material having a germanium concentration that is less than a germanium concentration of said silicon/germanium alloy; and forming a metal silicide locally restricted to said silicon-containing semiconductor material. - View Dependent Claims (13, 14, 15, 16, 17, 18, 23)
-
-
19. A semiconductor device, comprising:
-
a gate electrode structure formed above a silicon-containing semiconductor region; drain and source regions formed in said silicon-containing semiconductor region; a silicon/germanium alloy formed at least partially in at least one of said drain region and said source region, said silicon/germanium alloy having a first germanium concentration; and a metal silicide at least partially formed in said drain and source regions, said metal silicide having a second germanium concentration that is less than said first germanium concentration. - View Dependent Claims (20, 21, 22)
-
Specification