EXTRACTING DEBUG INFORMATION FROM FPGAS IN MULTI-TENANT ENVIRONMENTS
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatus are disclosed for programming reconfigurable logic devices such as FPGAs in a multi-tenant server environment. In one example, a computing host includes one or more processors configured to execute a supervisor process and two or more user processes and a single FPGA integrated circuit configured into a plurality of partitions. The partitions include a host logic partition that is accessible only to the supervisor process executing on the computing host, and two or more accelerator partitions. Each of the accelerator partitions is configured to include a virtual debug unit with a logic analyzer that collects logic signals generated by logic within the respective accelerator partition and sends debug data indicating values of the logic signals to one of the user processes. In some examples, the host logic partitions and/or the accelerator partitions can be independently reprogrammed of each other within their respective portions of the single FPGA.
-
Citations
43 Claims
-
1-4. -4. (canceled)
-
5. A system, comprising:
-
a host computing device executing a privileged host partition and one or more user partitions; and a reconfigurable logic device having reconfigurable logic programmed to include one or more application logic units, each of the application logic units being configured to communicate debug data generated by operating the respective application logic unit via an assigned communication lane to a different respective one of the user partitions. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16-27. -27. (canceled)
-
28. A method, comprising:
-
with a host computing device, executing a privileged host partition and one or more user partitions; and with a reconfigurable logic device having reconfigurable logic programmed to include one or more application logic units, communicating debug data generated by operating a respective one of the application logic units via an assigned communication lane to a different respective one of the user partitions. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36, 37, 38)
-
-
39. One or more computer-readable storage devices or memory storing configuration data for programming a configuration memory in a field programmable gate array (FPGA) coupled to a host computing device executing a privileged host partition and one or more user partitions, the FPGA when so programmed performing a method, the method comprising:
with one or more application logic units programmed in the FPGA, communicating debug data generated by operating the respective application logic units via an assigned communication lane to a different respective one of user partitions executing on the host computing device. - View Dependent Claims (40, 41, 42, 43)
Specification