Neural network processing system using semiconductor memories
First Claim
1. A semiconductor integrated circuit device, comprising:
- a memory array having a plurality of word lines, a plurality of bit lines, and a plurality of memory cells;
a processing circuit which carries out an operation using information stored in said memory array; and
an input/output circuit;
wherein said semiconductor integrated circuit device has a first mode and a second mode,wherein, in said first mode, a read operation and a write operation to said memory array are performed,wherein the information stored in said memory array is read out to said input/output circuit in said read operation of said first mode and information outputted from said input/output circuit is written to said memory array in said write operation of the first mode,wherein, in said second mode, information stored in said memory array is read from said memory array to said processing circuit,wherein said processing circuit has an arithmetic unit and a MOS transistor which has a source/drain path between said arithmetic unit and a power line and a gate inputted with a control signal, andwherein during said first mode said MOS transistor is in an OFF state.
2 Assignments
0 Petitions
Accused Products
Abstract
The neural network processing system according to the present invention includes a memory circuit for storing neuron output values, connection weights, the desired values of outputs, and data necessary for learning; an input/output circuit for writing or reading data in or out of said memory circuit; a processing circuit for performing a processing for determining the neuron outputs such as the product, sum and nonlinear conversion of the data stored in said memory circuit, a comparison of the output value and its desired value, and a processing necessary for learning; and a control circuit for controlling the operations of said memory circuit, said input/output circuit and said processing circuit.
-
Citations
13 Claims
-
1. A semiconductor integrated circuit device, comprising:
-
a memory array having a plurality of word lines, a plurality of bit lines, and a plurality of memory cells; a processing circuit which carries out an operation using information stored in said memory array; and an input/output circuit; wherein said semiconductor integrated circuit device has a first mode and a second mode, wherein, in said first mode, a read operation and a write operation to said memory array are performed, wherein the information stored in said memory array is read out to said input/output circuit in said read operation of said first mode and information outputted from said input/output circuit is written to said memory array in said write operation of the first mode, wherein, in said second mode, information stored in said memory array is read from said memory array to said processing circuit, wherein said processing circuit has an arithmetic unit and a MOS transistor which has a source/drain path between said arithmetic unit and a power line and a gate inputted with a control signal, and wherein during said first mode said MOS transistor is in an OFF state. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor integrated circuit device on a semiconductor chip, comprising:
-
a first memory array including a plurality of DRAM memory cells; a logic circuit carrying out an operation using information stored in said first memory array; an input/output circuit including latch circuits; a first bus coupled between said first memory array and said logic circuit; a second bus coupled between said logic circuit and said input/output circuit; and a third bus coupled between said first memory array and said input/output circuit, wherein said semiconductor integrated device has a first mode and a second mode, wherein, in said first mode, by using said third bus, information from outside said semiconductor chip is written to said first memory array or information stored in said first memory array is read out of said semiconductor chip from said first memory array, wherein, in said second mode, by using said first bus, information is read from said first memory array to said logic circuit, by using said second bus, said logic circuit outputs results of said operation to said latch circuit, and by using said third bus, data in accordance with said results is written to said first memory array. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13)
-
Specification