Multiprocessor subsystem in SoC with bridge between processor clusters interconnetion and SoC system bus
First Claim
1. A self-contained microprocessor subsystem for use in a System-on-chip (SoC) integrated circuit (IC) comprising a processor device, a SoC IC communications bus device and standardized components for enabling communications, said self-contained microprocessor sub-system comprising:
- a plurality of processor core assemblies, each processor core assembly comprising;
two or more microprocessor devices each capable of performing operations to implement a given processing functionality;
a storage device associated with said two or more microprocessor devices in said processor core assembly for storing at least one of data and instructions in said processor core assembly; and
,a first local interconnect means residing in each said processor core assembly for enabling communication of instructions and data between said two or more microprocessor devices; and
,a second local interconnect means for enabling communications between said plurality of processor core assemblies; and
,a bridging device implementing a common macro for enabling send and receive data communications between said second local interconnect means of said self-contained microprocessor sub-system and said SoC IC communications bus device, whereby said plurality of processor core assemblies may communicate with standardized components of said SoC IC via said bridging device, whereby self-contained microprocessor sub-system communications traffic is separated from communications traffic in said SoC without having to accommodate standardized components in said SOC system.
3 Assignments
0 Petitions
Accused Products
Abstract
A System-on-Chip (SoC) component comprising a single independent multiprocessor subsystem core including a plurality of multiple processors, each multiple processor having a local memory associated therewith forming a processor cluster; and a switch fabric means connecting each processor cluster within an SoC integrated circuit (IC). The single SoC independent multiprocessor subsystem core is capable of performing multi-threading operation processing for SoC devices when configured as a DSP, coprocessor, Hybrid ASIC, or network processing arrangements. The switch fabric means additionally interconnects a SoC local system bus device with SoC processor components with the independent multiprocessor subsystem core.
-
Citations
22 Claims
-
1. A self-contained microprocessor subsystem for use in a System-on-chip (SoC) integrated circuit (IC) comprising a processor device, a SoC IC communications bus device and standardized components for enabling communications, said self-contained microprocessor sub-system comprising:
-
a plurality of processor core assemblies, each processor core assembly comprising; two or more microprocessor devices each capable of performing operations to implement a given processing functionality; a storage device associated with said two or more microprocessor devices in said processor core assembly for storing at least one of data and instructions in said processor core assembly; and
,a first local interconnect means residing in each said processor core assembly for enabling communication of instructions and data between said two or more microprocessor devices; and
,a second local interconnect means for enabling communications between said plurality of processor core assemblies; and
,a bridging device implementing a common macro for enabling send and receive data communications between said second local interconnect means of said self-contained microprocessor sub-system and said SoC IC communications bus device, whereby said plurality of processor core assemblies may communicate with standardized components of said SoC IC via said bridging device, whereby self-contained microprocessor sub-system communications traffic is separated from communications traffic in said SoC without having to accommodate standardized components in said SOC system. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A system-on-chip (SoC) Integrated Circuit (IC) network processor architecture comprising:
-
a network processor core for controlling SoC network processor functions among a plurality of SoC network processor components; an SoC local system bus device for enabling communications among said SoC network processor components and said network processor core, one SoC network processor component comprising an independent, self-contained multiprocessor subsystem core comprising; a plurality of processor core clusters implementing given functionalities ii) at least one memory storage device for storing at least one of data and instructions; iii) local interconnect means for enabling high-speed communication between two or more microprocessor devices, and, iv) a bridging device implementing a common macro for enabling send and receive data communications between said local interconnect means of said self-contained microprocessor sub-system and said SoC local system bus device wherein said independent, self-contained multiprocessor subsystem core provides multi-threading network processing capability. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22)
-
Specification