Multiplier array processing system with enhanced utilization at lower precision
DCFirst Claim
Patent Images
1. A method for performing a group-multiply-add instruction in a programmable processor, the method comprising:
- partitioning a first register, a second register, and a third register into a plurality of floating-point operands;
multiplying, in parallel, the plurality of floating-point operands from the first register by the plurality of floating-point operands from the second register and adding the plurality of floating-point operands from the third register, producing a plurality of floating-point numbers; and
providing the plurality of floating-point numbers to a plurality of partitioned fields of a result.
0 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A multiplier array processing system which improves the utilization of the multiplier and adder array for lower-precision arithmetic is described. New instructions are defined which provide for the deployment of additional multiply and add operations as a result of a single instruction, and for the deployment of greater multiply and add operands as the symbol size is decreased.
183 Citations
19 Claims
-
1. A method for performing a group-multiply-add instruction in a programmable processor, the method comprising:
-
partitioning a first register, a second register, and a third register into a plurality of floating-point operands; multiplying, in parallel, the plurality of floating-point operands from the first register by the plurality of floating-point operands from the second register and adding the plurality of floating-point operands from the third register, producing a plurality of floating-point numbers; and providing the plurality of floating-point numbers to a plurality of partitioned fields of a result. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A programmable processor for performing a group-multiply-add instruction, the processor comprising:
-
first, second, and third registers partitioned into a plurality of floating-point operands; and a multiplier and adder array, configured to multiply, in parallel, the plurality of floating-point operands from the first register by the plurality of floating-point operands from the second register and add the plurality of floating-point operands from the third register to produce a plurality of floating-point numbers; and
to provide the plurality of floating-point numbers to a plurality of partitioned fields of a result. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
Specification