Compensation of phase lock loop (PLL) phase distribution caused by power amplifier ramping
First Claim
Patent Images
1. A system comprising:
- a power amplifier; and
a phase lock loop comprising;
an integrator module to generate a control signal, with the control signal altering an output signal of the phase lock loop such that the output signal is locked to a reference signal, the power amplifier receiving the output signal; and
a differentiator module selectively enabled such that the phase lock loop is switchable between a type I mode and a type II mode depending upon a power state of the power amplifier, the differentiator module comprising a flip-flop to be enabled during power ramp or power down of the power amplifier, and the flip-flop to be disabled during a substantially constant power state of the power amplifier.
6 Assignments
0 Petitions
Accused Products
Abstract
Disclosed herein are techniques, systems, and methods relating to compensation of phase disturbances of a phase lock-loop during power ramp up or down of a power amplifier. More specifically, a phase lock-loop is described that is able to switch between type I and type II PLL modes depending on the power state of the power amplifier without introducing additional disturbances.
-
Citations
20 Claims
-
1. A system comprising:
-
a power amplifier; and a phase lock loop comprising; an integrator module to generate a control signal, with the control signal altering an output signal of the phase lock loop such that the output signal is locked to a reference signal, the power amplifier receiving the output signal; and a differentiator module selectively enabled such that the phase lock loop is switchable between a type I mode and a type II mode depending upon a power state of the power amplifier, the differentiator module comprising a flip-flop to be enabled during power ramp or power down of the power amplifier, and the flip-flop to be disabled during a substantially constant power state of the power amplifier. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 18, 19, 20)
-
-
10. A phase lock loop comprising:
-
a digitally controlled oscillator (DCO) module to receive a control signal and generate an output signal; a power amplifier module to receive the output signal; a time-to-digital (TDC) converter module configured to determine a relative phase difference between the output signal and a reference signal to define a comparison signal; a digital loop filter module configured to receive the comparison signal and generate a first signal based upon the comparison signal; an integrator module to accumulate the phase error in a second signal and generate the control signal, with the control signal altering the output signal such that the output signal is locked to the reference signal; and a differentiator module coupled between the integrator module and the digital loop filter, the differentiator module comprising a flip-flop having an enable input and an adder/subtractor, wherein the flip-flop is selectively enabled such that; i) when enabled, the adder/subtractor determines a difference between the first signal and a third signal that is output by the flip-flop and outputs this difference as the second signal, the phase lock loop being in a type I mode; and ii) when not enabled, the adder/subtractor determines a difference between the first signal and a previous value of the third signal that is output by the flip-flop and outputs this difference as the second signal, the phase lock loop being in a type II mode. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. A system comprising:
-
a power amplifier; and a phase lock loop comprising; a digital loop filter module to generate a control signal, with the control signal altering an output signal of the phase lock loop such that the output signal is locked to a reference signal, the power amplifier receiving the output signal; and with a transfer function of the digital loop filter module being switchable between a low pass filter with integrating behavior (pole at s=0) and a low pass filter without integrating behavior to enable changing of a behavior of the phase lock loop depending upon a power state of the power amplifier.
-
Specification