Self-timed write boost for SRAM cell with self mode control
First Claim
Patent Images
1. A write boost circuit for an SRAM cell comprising:
- an input terminal for coupling to a power terminal of an SRAM cell;
a diode coupled between the input terminal and ground;
a first write boost path coupled between the input terminal and a source of supply voltage;
a second write boost path coupled between the input terminal and the source of supply voltage; and
a transistor coupled between the input terminal and ground,wherein the first write boost path comprises a first transistor, a second transistor, and a diode serially coupled between the input terminal and the source of supply voltage.
2 Assignments
0 Petitions
Accused Products
Abstract
A write boost circuit provides an automatic mode control for boost with different modalities with respect to the external supply voltage and also with respect to the extent of boost required at different process corners. The write boost circuit also takes care of the minimum boost provided to process corners with good writability where less boost is required. The boost is realized in terms of ground raising in the particular context and in general applicable to all other methods.
-
Citations
22 Claims
-
1. A write boost circuit for an SRAM cell comprising:
-
an input terminal for coupling to a power terminal of an SRAM cell; a diode coupled between the input terminal and ground; a first write boost path coupled between the input terminal and a source of supply voltage; a second write boost path coupled between the input terminal and the source of supply voltage; and a transistor coupled between the input terminal and ground, wherein the first write boost path comprises a first transistor, a second transistor, and a diode serially coupled between the input terminal and the source of supply voltage. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A write boost circuit for an SRAM cell comprising:
-
an input terminal for coupling to a power terminal of an SRAM cell; a diode coupled between the input terminal and ground; a first write boost path coupled between the input terminal and a source of supply voltage; a second write boost path coupled between the input terminal and the source of supply voltage; and a transistor coupled between the input terminal and ground, wherein the second write boost path comprises a first transistor, a second transistor, and a diode serially coupled between the input terminal and the source of supply voltage. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A write boost circuit for an SRAM cell comprising:
-
an input terminal for coupling to a power terminal of an SRAM cell; a diode coupled between the input terminal and ground; a first write boost path coupled between the input terminal and a source of supply voltage; a second write boost path coupled between the input terminal and the source of supply voltage; and a transistor coupled between the input terminal and ground, wherein the first and second write boost paths are coupled to a power-on reset circuit, and wherein the first write boost path further comprises an inverter having an input coupled to the power-on reset circuit. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A write boost circuit for an SRAM cell comprising:
-
an input terminal for coupling to a power terminal of an SRAM cell; a diode coupled between the input terminal and ground; a first write boost path coupled between the input terminal and a source of supply voltage; a second write boost path coupled between the input terminal and the source of supply voltage; and a transistor coupled between the input terminal and ground, wherein the first and second write boost paths are coupled to a power-on reset circuit, and wherein the second write boost path further comprises an inverter having an input coupled to the power-on reset circuit. - View Dependent Claims (19, 20, 21, 22)
-
Specification