Wafer backside structures having copper pillars
First Claim
Patent Images
1. An integrated circuit structure comprising:
- a semiconductor substrate comprising a front side and a backside;
a transistor at the front side of the semiconductor substrate;
a conductive via penetrating the semiconductor substrate, the conductive via comprising a back end extending to the backside of the semiconductor substrate;
a redistribution line (RDL) on the backside of the semiconductor substrate and electrically connected to the back end of the conductive via, wherein the RDL is closer to the backside of the semiconductor substrate than to the front side of the semiconductor substrate;
a passivation layer over the RDL, with an opening in the passivation layer, wherein a portion of the RDL is exposed through the opening;
a copper pillar having a portion in the opening and electrically connected to the RDL; and
a metal finish comprising a metal selected from the group consisting essentially of nickel, gold, palladium, and combinations thereof, wherein the metal finish comprises a top portion over the copper pillar and sidewall portions on sidewalls of the copper pillar.
1 Assignment
0 Petitions
Accused Products
Abstract
An integrated circuit structure includes a semiconductor substrate having a front side and a backside, and a conductive via penetrating the semiconductor substrate. The conductive via includes a back end extending to the backside of the semiconductor substrate. A redistribution line (RDL) is on the backside of the semiconductor substrate and electrically connected to the back end of the conductive via. A passivation layer is over the RDL, with an opening in the passivation layer, wherein a portion of the RDL is exposed through the opening. A copper pillar has a portion in the opening and electrically connected to the RDL.
115 Citations
11 Claims
-
1. An integrated circuit structure comprising:
-
a semiconductor substrate comprising a front side and a backside; a transistor at the front side of the semiconductor substrate; a conductive via penetrating the semiconductor substrate, the conductive via comprising a back end extending to the backside of the semiconductor substrate; a redistribution line (RDL) on the backside of the semiconductor substrate and electrically connected to the back end of the conductive via, wherein the RDL is closer to the backside of the semiconductor substrate than to the front side of the semiconductor substrate; a passivation layer over the RDL, with an opening in the passivation layer, wherein a portion of the RDL is exposed through the opening; a copper pillar having a portion in the opening and electrically connected to the RDL; and a metal finish comprising a metal selected from the group consisting essentially of nickel, gold, palladium, and combinations thereof, wherein the metal finish comprises a top portion over the copper pillar and sidewall portions on sidewalls of the copper pillar. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An integrated circuit structure comprising:
-
a semiconductor substrate comprising a front side and a backside; a transistor at the front side of the semiconductor substrate; a conductive via extending from the backside of the semiconductor substrate into the semiconductor substrate, wherein a back end of the conductive via is exposed through the backside of the semiconductor substrate; a redistribution line (RDL) over the backside of the semiconductor substrate and connected to the back end of the conductive via, wherein the RDL is closer to the backside of the semiconductor substrate than to the front side of the semiconductor substrate, the RDL comprising; an RDL strip contacting the conductive via; and an RDL pad having a greater width than the RDL strip, wherein the RDL pad joins the RDL strip; a passivation layer over the RDL; an opening in the passivation layer, wherein a middle portion of the RDL pad is exposed through the opening, and wherein edge portions of the RDL pad are covered by the passivation layer; a copper pillar in the opening and contacting the middle portion of the RDL pad; a barrier layer over and contacting the copper pillar; and a solder layer directly over the barrier layer, wherein the solder layer and the barrier layer are limited to a region directly over the copper pillar. - View Dependent Claims (7)
-
-
8. A method of forming an integrated circuit structure, the method comprising:
-
providing a semiconductor substrate comprising a front side and a backside; providing a conductive via penetrating the semiconductor substrate, the conductive via comprising a back end extending to the backside of the semiconductor substrate; forming a redistribution line (RDL) on the backside of the semiconductor substrate and connected to the back end of the conductive via; forming a passivation layer over the RDL; forming an opening in the passivation layer, with a portion of the RDL being exposed through the opening; forming a photo resist over the passivation layer, wherein the photo resist is filled into the opening; patterning the photo resist so that the opening in the passivation layer is exposed through the photo resist; after the step of patterning the photo resist, forming a copper pillar having a portion in the opening, wherein the copper pillar is electrically connected to, and over, the RDL, and wherein the step of forming the copper pillar comprises electro plating; after the step of forming the copper pillar, electro plating a barrier layer on the copper pillar; plating a solder layer on the barrier layer; and removing the photo resist after the step of plating the solder layer. - View Dependent Claims (9, 10, 11)
-
Specification