Memory access consolidation for SIMD processing elements using transaction identifiers

• US 8,762,691 B2
• Filed: 06/29/2007
• Issued: 06/24/2014
• Est. Priority Date: 04/09/1999
• Status: Expired due to Fees

• Current Assignee: Rambus Inc.
• Original Assignee: Rambus Inc.
• Inventors: Stuttard, Dave, Williams, Dave, O'Dea, Eamon, Faulds, Gordon, Rhoades, John, Cameron, Ken, Atkin, Phil, Winser, Paul, David, Russell, McConnell, Ray, Day, Tim, Greer, Trey
• Primary Examiner(s): Huisman, David J
• Application Number:
  US11/772,067
• Publication Number:
  US 20080052492A1
• Time in Patent Office: 2,552 Days
• Field of Search: 712/10, 712/11, 712/14, 712/15, 712/16, 712/20, 712/22, 712/225
• US Class Current: 712/225
• CPC Class Codes: G06F 15/8007 single instruction multiple data [SIMD] multiprocessors
• CPC Class Codes: G06F 15/8015 One dimensional arrays, e.g. rings, linear arrays, buses
• CPC Class Codes: G06F 9/02 using wired connections, e.g. plugboards
• CPC Class Codes: G06F 9/3001 Arithmetic instructions
• CPC Class Codes: G06F 9/3004 to perform operations on memory
• CPC Class Codes: G06F 9/30087 Synchronisation or serialisation instructions
• CPC Class Codes: G06F 9/30101 Special purpose registers
• CPC Class Codes: G06F 9/3836 Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
• CPC Class Codes: G06F 9/3838 Dependency mechanisms, e.g. register scoreboarding
• CPC Class Codes: G06F 9/3851 from multiple instruction streams, e.g. multistreaming
• CPC Class Codes: G06F 9/3885 using a plurality of independent parallel functional units
• CPC Class Codes: G06F 9/3887 controlled by a single instruction for multiple data lanes [SIMD]
• CPC Class Codes: G06T 1/20 Processor architectures; Processor configuration, e.g. pipelining

Abstract

A data processing apparatus includes a plurality of processing elements arranged in a single instruction multiple data array. The apparatus includes an instruction controller operable to receive instructions from a plurality of instructions streams, and to transfer instructions from those instructions streams to the processing elements in the array, such that the data processing apparatus is operable to process a plurality of processing threads substantially in parallel with one another. A data transfer controller is provided which is operable to control transfer of data between the internal memory units associated with the processing elements, and memory external to the array.

Claims

1. A data processing apparatus comprising:

a single instruction multiple data (SIMD) array of processing elements, each of which includes an internal memory unit, the processing elements being divided into a plurality of processing blocks, wherein the processing blocks are operable to process respective groups of data items;

an array controller operable to receive instructions from a plurality of instruction streams, and to transfer instructions from said instruction streams to the processing elements in the array, such that the data processing apparatus is operable to process a plurality of processing threads in parallel with one another; and

a channel controller operable to control transfer of data between the internal memory units associated with the processing elements, and memory external to the array,

wherein the channel controller is operable to control access to the memory external to the array using external memory location information supplied by each of the processing elements in the array, the supplied external memory location information associated with an external memory location, the supplied external memory location information from a selected processing element in the array being transmitted to each of a plurality of non-selected processing elements, wherein each of the plurality of non-selected processing elements also requiring access to the external memory location registers a transaction identifier associated with a memory access to the external memory location and wherein the channel controller is operable to optimize data transfer operations to remove multiple accesses to the external memory location when a plurality of processing elements requires access to the external memory location by using corresponding transaction identifiers and wherein using corresponding transaction identifiers comprises at least one of the plurality of non-selected processing elements comparing a registered transaction identifier with incoming transaction identifiers for recovering data.

2. A data processing apparatus as claimed in claim 1, wherein the array controller is operable to supply instructions from at least one of the processing threads to the channel controller.

3. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location information supplied by each of the processing elements in the array, and wherein the channel controller is operable to consolidate data transfer operations where external memory location information from more than one processing element relates to the same data packet location.

4. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location information supplied by each of the processing elements in the array, and wherein the channel controller is operable to consolidate data transfer operations where external memory location information from more than one processing element relates to the same data packet location, each data packet location storing an amount of data greater than that required by a processing element.

5. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer.

6. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer, said external memory location values forming a series of values starting from a base address, the values of the series being spaced apart from one another by a predetermined step size.

7. A data processing apparatus as claimed in claim 6, wherein the base address is provided by a source external to the apparatus.

8. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer, said external memory location values forming a series of consecutive values starting from a base address.

9. A data processing apparatus as claimed in claim 8, wherein the base address is provided by a source external to the apparatus.

10. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer, said external memory location values forming a series of values which are spaced apart from one another by a predetermined amount, the predetermined amount being independent of the size of data to be transferred.

11. A data processing apparatus as claimed in claim 10, wherein a base address is provided by a source external to the apparatus.

12. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer, wherein the channel controller is operable to supply respective external memory location values to the processing elements requiring the data transfer following the data transfer.

13. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer by a co-processor external to the data processing apparatus.

14. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to control access to memory external to the array using external memory location values, and wherein an external memory location value is calculated for each processing element requiring data transfer by a co-processor external to the data processing apparatus, and is dependent upon data to be transferred.

15. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable asynchronously with the SIMD array.

16. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to synchronize data transfer operations with processing threads.

17. A data processing apparatus as claimed in claim 1, wherein the channel controller is operable to synchronize data transfer operations with processing threads using semaphores.

18. A data processing apparatus as claimed in claim 1, wherein data transfer operations have respective priority levels.

19. A data processing apparatus as claimed in claim 18, wherein completion of a data transfer operation having a high priority level causes a data transfer operation having a lower priority level to restart.

20. A data processing apparatus as claimed in claim 1, wherein data transfer operations have respective priority levels, and wherein a data transfer operation having a high priority level pre-empts a data transfer operation having a lower priority level.

21. A data processing apparatus as claimed in claim 1, wherein data transfer operations have respective priority levels, and wherein the channel controller includes a first-in-first-out (FIFO) buffer for storing data transfer information for each priority level.

22. A data processing apparatus as claimed in claim 1, wherein data transfer operations have respective priority levels, and wherein the channel controller includes a first-in-first-out (FIFO) buffer for storing data transfer information for each priority level, and wherein the channel controller is operable to supply data transfer status information to the array controller.