Method and system for coordinated data execution using a primary graphics processor and a secondary graphics processor
First Claim
Patent Images
1. A system for coordinated operation of graphics processors, said system comprising:
- a first graphics processor coupled to a local graphics memory via a local bus;
a second graphics processor communicatively coupled to a system memory via a memory controller, wherein the memory controller provides an interconnection between the system memory and the second graphics processor; and
a graphic bus coupling the first graphics processor and the memory controller, wherein coordinated operation of the first graphics processor and the second graphics processor is based on a characteristic of the graphic bus.
0 Assignments
0 Petitions
Accused Products
Abstract
A method and system for coordinated data execution in a computer system. The system includes a first graphics processor coupled to a first memory and a second graphics processor coupled to a second memory. A graphics bus is configured to couple the first graphics processor and the second graphics processor. The first graphics processor and the second graphics processor are configured for coordinated data execution via communication across the graphics bus.
-
Citations
19 Claims
-
1. A system for coordinated operation of graphics processors, said system comprising:
- a first graphics processor coupled to a local graphics memory via a local bus;
a second graphics processor communicatively coupled to a system memory via a memory controller, wherein the memory controller provides an interconnection between the system memory and the second graphics processor; and
a graphic bus coupling the first graphics processor and the memory controller, wherein coordinated operation of the first graphics processor and the second graphics processor is based on a characteristic of the graphic bus. - View Dependent Claims (2, 3, 4, 5)
- a first graphics processor coupled to a local graphics memory via a local bus;
-
6. A system for coordinated data execution and coordinated graphics processing, said system comprising:
-
a primary graphics processor coupled to a local graphics memory via a first local bus; a secondary graphics processor coupled to a system memory via a second local bus, wherein the second local bus provides a higher communication bandwidth compared to the first local bus; a local graphics bus configured to couple the primary graphics processor and the secondary graphics processor; and a graphics driver configured to split a processing workload between the primary graphics processor and the secondary graphics processor, wherein the split of the processing workload between the primary graphics processor and the secondary graphics processor is based on a characteristic of the local graphics bus. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A method for coordinated data execution and coordinated operation of graphics processors, said method comprising:
-
communicating data between a primary graphics processor and a local graphics memory via a first local bus; communicating data between a secondary graphics processor and a system memory via a second local bus, wherein the secondary graphics processor utilizes a higher communications bandwidth with the system memory compared to a communications bandwidth of the primary graphics processor with the local graphics memory; communicating data between the primary graphics processor and the secondary graphics processor via a local graphics bus; and splitting a processing workload between the primary graphics processor and the secondary graphics processor via a graphics driver, wherein the splitting of the processing workoad between the primary graphics processor and the secondary graphics processor is based on a characteristic of the local graphics bus. - View Dependent Claims (18, 19)
-
Specification