Sequential access memory with master-slave latch pairs and method of operating
First Claim
Patent Images
1. A synchronous sequential access latch array generated by an automated system for generating master-slave latch structures, said latch array comprising:
- N/2 rows of master-slave pairs of latches that are each operable to receive data inputs from an electronic component, wherein N is equal to the number of addresses that are included in said latch array;
an N/2 to 1 multiplexer coupled to said N/2 rows of said master-slave pairs; and
control logic coupled to said N/2 to 1 multiplexer wherein said control logic is operable wherein a data input from said electronic component is received by a master latch of said master-slave pairs, said data input then flows from said master latch in a first half of a clock cycle to a slave latch of said master-slave pairs in a second half of a subsequent clock cycle, said multiplexor operable to select said data input from said slave latch.
1 Assignment
0 Petitions
Accused Products
Abstract
A synchronous sequential latch array generated by an automated system for generating master-slave latch structures is disclosed. A master-slave latch structure includes N/2 rows of master-slave latch pairs, an N/2-to-1 multiplexer and control logic. N is equal to the number of latches that are included in the latch array.
-
Citations
20 Claims
-
1. A synchronous sequential access latch array generated by an automated system for generating master-slave latch structures, said latch array comprising:
-
N/2 rows of master-slave pairs of latches that are each operable to receive data inputs from an electronic component, wherein N is equal to the number of addresses that are included in said latch array; an N/2 to 1 multiplexer coupled to said N/2 rows of said master-slave pairs; and control logic coupled to said N/2 to 1 multiplexer wherein said control logic is operable wherein a data input from said electronic component is received by a master latch of said master-slave pairs, said data input then flows from said master latch in a first half of a clock cycle to a slave latch of said master-slave pairs in a second half of a subsequent clock cycle, said multiplexor operable to select said data input from said slave latch. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of operating a sequential access memory comprising a master-slave latch pair array, said master-slave latch pair array operable to receive data inputs from an electronic component, the method comprising:
-
in a second half of a clock cycle, receiving a data input from said electronic component into an empty and open master latch in a first row of said master-slave latch pair array, if master-slave latch pairs of other rows are empty or if master-slave latch pairs of other rows are full, or receiving said data input from said electronic component into an empty master latch of a subsequent row of said master-slave latch pair array if a master latch and a slave latch of a row or rows preceding said subsequent row are full; in a first half of a cycle subsequent to a clock cycle in which said data input is received from said electronic component by a master latch in a row of said master-slave latch pair array, receiving said data input from said master latch into a slave latch of said row of said master-slave latch pair array; and selecting said data input received by said slave latch from said slave latch of said row of said master-slave latch pair array. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
-
18. A method of operating a sequential access memory comprising a master-slave latch pair array, said master-slave latch pair array operable to receive data inputs from an electronic component, the method comprising:
-
receiving first data inputs from said electronic component into respective master latches in a second half of first respective clock cycles, wherein said first data inputs received from said electronic component in said second half of said first respective clock cycles are allowed to flow uninhibited from said respective master latches to respective corresponding slave latches; receiving second data inputs from said electronic component into respective master latches in a second half of second respective clock cycles; and selecting said first data inputs from said respective corresponding slave latches, wherein said sequential access memory has N/2 rows where N is equal to the number of latches in said sequential access memory. - View Dependent Claims (19, 20)
-
Specification