Power semiconductor device and method therefor
First Claim
1. A semiconductor device comprising:
- a semiconductor package including a plurality of transistors, wherein each transistor of the plurality of transistors has a gate, a drain region, and a source region;
a first lead adjacent to and in electrical communication with a first portion of a first surface of the semiconductor package, wherein the first lead comprises a pedestal, and wherein the semiconductor package further comprises an isolation ring that surrounds at least a portion of the pedestal;
a second lead in electrical communication with a second portion of the first surface of the semiconductor package;
a third lead adjacent to and in electrical communication with a second surface of the semiconductor package; and
a non-conductive material surrounding the semiconductor package, wherein the semiconductor package is within a sealed volume defined, at least in part, by the first lead, the third lead, and the non-conductive material.
0 Assignments
0 Petitions
Accused Products
Abstract
A power transistor includes a plurality of transistor cells. Each transistor cell has a first electrode coupled to a first electrode interconnection region overlying a first major surface, a control electrode coupled to a control electrode interconnection region overlying the first major surface, and a second electrode coupled to a second electrode interconnection region overlying a second major surface. Each transistor cell has an approximately constant doping concentration in the channel region. A dielectric platform is used as an edge termination of an epitaxial layer to maintain substantially planar equipotential lines therein. The power transistor finds particular utility in radio frequency applications operating at a frequency greater than 500 megahertz and dissipating more than 5 watts of power. The semiconductor die and package are designed so that the power transistor can efficiently operate under such severe conditions.
-
Citations
16 Claims
-
1. A semiconductor device comprising:
-
a semiconductor package including a plurality of transistors, wherein each transistor of the plurality of transistors has a gate, a drain region, and a source region; a first lead adjacent to and in electrical communication with a first portion of a first surface of the semiconductor package, wherein the first lead comprises a pedestal, and wherein the semiconductor package further comprises an isolation ring that surrounds at least a portion of the pedestal; a second lead in electrical communication with a second portion of the first surface of the semiconductor package; a third lead adjacent to and in electrical communication with a second surface of the semiconductor package; and a non-conductive material surrounding the semiconductor package, wherein the semiconductor package is within a sealed volume defined, at least in part, by the first lead, the third lead, and the non-conductive material. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A semiconductor device comprising:
-
a semiconductor package including a plurality of transistors, wherein each transistor of the plurality of transistors has a gate, a drain region, and a source region; a first lead, a second lead, and a third lead, wherein the semiconductor package and the second lead are located between the first lead and the third lead, wherein the first lead comprises a pedestal, and wherein the semiconductor package further comprises an isolation ring that surrounds at least a portion of the pedestal; and a non-conductive material surrounding the semiconductor package, wherein the semiconductor package is within a sealed volume defined at least in part by the first lead, the third lead, and the non-conductive material. - View Dependent Claims (14, 15, 16)
-
Specification