Semiconductor device
First Claim
1. A semiconductor apparatus which is a MOS-type semiconductor apparatus formed using an SOI substrate formed with a support substrate, an insulation layer, and a semiconductor layer sequentially layered, comprising:
- a conductor beneath said insulation layer; and
a threshold-value control circuit which compares signals generated by an oscillator in said semiconductor apparatus to a reference signal inputted from outside, and applies a bias voltage to said conductor based on the difference between both signals.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed is a MOS-type semiconductor apparatus which adjusts the threshold voltage to a predetermined value, and lowers leak current and reduces power consumption without lowering the operating speed of transistors. The MOS-type semiconductor apparatus (1) formed using an SOI substrate in which a support substrate (3), an insulation layer (buried oxide film) (2), and a semiconductor layer are sequentially layered comprises conductors (N-wells and P-wells) beneath the insulation layer (2), and a threshold-value control circuit which compares a signal f (soi) generated by an oscillator in the semiconductor apparatus to a reference signal f (ref) inputted from outside, and applies bias voltages Vsub1 and Vsub2 to the conductors (the N-wells and P-wells) based on the difference between both signals.
50 Citations
| METHOD OF CONTROLLING A DRAM MEMORY CELL ON THE SeOI HAVING A SECOND CONTROL GATE BURIED UNDER THE INSULATING LAYER | ||
|
Patent #
US 20110134690A1
Filed 10/05/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| FLASH MEMORY CELL ON SeOI HAVING A SECOND CONTROL GATE BURIED UNDER THE INSULATING LAYER | ||
|
Patent #
US 20110134698A1
Filed 11/15/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| SUBSTRATE HOLDER AND CLIPPING DEVICE | ||
|
Patent #
US 20110101249A1
Filed 09/13/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| ELECTRICALLY CONDUCTIVE PATH FORMING BELOW BARRIER OXIDE LAYER AND INTEGRATED CIRCUIT | ||
|
Patent #
US 20110092056A1
Filed 12/23/2010
|
Current Assignee
Taiwan Semiconductor Manufacturing Company Limited
|
Original Assignee
Randy W. Mann, Gregory Costrini, Ramachandra Divakaruni, Jeffrey P. Gambino
|
| Electrically conductive path forming below barrier oxide layer and integrated circuit | ||
|
Patent #
US 7,923,840 B2
Filed 01/10/2007
|
Current Assignee
GlobalFoundries Inc.
|
Original Assignee
International Business Machines Corporation
|
| ARRAYS OF TRANSISTORS WITH BACK CONTROL GATES BURIED BENEATH THE INSULATING FILM OF A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE | ||
|
Patent #
US 20110133776A1
Filed 12/06/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| DATA-PATH CELL ON AN SeOI SUBSTRATE WITH A BACK CONTROL GATE BENEATH THE INSULATING LAYER | ||
|
Patent #
US 20110133822A1
Filed 01/25/2011
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| DATA-PATH CELL ON AN SeOI SUBSTRATE WITH A BACK CONTROL GATE BENEATH THE INSULATING LAYER | ||
|
Patent #
US 20110215860A1
Filed 01/14/2011
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| SRAM-TYPE MEMORY CELL | ||
|
Patent #
US 20110233675A1
Filed 03/02/2011
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| DRAM MEMORY CELL HAVING A VERTICAL BIPOLAR INJECTOR | ||
|
Patent #
US 20110170343A1
Filed 11/09/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| NANO-SENSE AMPLIFIER | ||
|
Patent #
US 20110222361A1
Filed 05/27/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| DEVICE HAVING A CONTACT BETWEEN SEMICONDUCTOR REGIONS THROUGH A BURIED INSULATING LAYER, AND PROCESS FOR FABRICATING SAID DEVICE | ||
|
Patent #
US 20110169090A1
Filed 01/04/2011
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| DEVICES AND METHODS FOR COMPARING DATA IN A CONTENT-ADDRESSABLE MEMORY | ||
|
Patent #
US 20110170327A1
Filed 12/21/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| MEMORY CELL WITH A CHANNEL BURIED BENEATH A DIELECTRIC LAYER | ||
|
Patent #
US 20110169087A1
Filed 12/21/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Apparatus and methods for adjusting performance of programmable logic devices | ||
|
Patent #
US 7,348,827 B2
Filed 05/19/2004
|
Current Assignee
Altera Corporation
|
Original Assignee
Altera Corporation
|
| Fully depleted silicon on insulator semiconductor devices | ||
|
Patent #
US 7,385,436 B2
Filed 03/07/2007
|
Current Assignee
Hitachi America Limited
|
Original Assignee
Hitachi America Limited
|
| ELECTRICALLY CONDUCTIVE PATH FORMING BELOW BARRIER OXIDE LAYER AND INTEGRATED CIRCUIT | ||
|
Patent #
US 20080166857A1
Filed 01/10/2007
|
Current Assignee
GlobalFoundries Inc.
|
Original Assignee
International Business Machines Corporation
|
| SOI structure comprising substrate contacts on both sides of the box, and method for the production of such a structure | ||
|
Patent #
US 7,195,961 B2
Filed 01/30/2004
|
Current Assignee
X-FAB Semiconductor Foundries AG
|
Original Assignee
X-FAB Semiconductor Foundries AG
|
| Wearout compensation mechanism using back bias technique | ||
|
Patent #
US 20070139098A1
Filed 12/15/2005
|
Current Assignee
Apple Inc.
|
Original Assignee
P.A. Semi Inc.
|
| Semiconductor devices | ||
|
Patent #
US 20070152736A1
Filed 03/07/2007
|
Current Assignee
Hitachi America Limited
|
Original Assignee
Hitachi America Limited
|
| Apparatus and methods for adjusting performance characteristics of programmable logic devices | ||
|
Patent #
US 20060119382A1
Filed 12/07/2004
|
Current Assignee
Altera Corporation
|
Original Assignee
Altera Corporation
|
| Soi structure comprising substrate contacts on both sides of the box, and method for the production of such a structure | ||
|
Patent #
US 20060154430A1
Filed 01/30/2004
|
Current Assignee
X-FAB Semiconductor Foundries AG
|
Original Assignee
X-FAB Semiconductor Foundries AG
|
| Apparatus and methods for adjusting performance of integrated circuits | ||
|
Patent #
US 7,129,745 B2
Filed 06/10/2004
|
Current Assignee
Altera Corporation
|
Original Assignee
Altera Corporation
|
| Apparatus and methods for adjusting performance of programmable logic devices | ||
|
Patent #
US 20050258862A1
Filed 05/19/2004
|
Current Assignee
Altera Corporation
|
Original Assignee
Altera Corporation
|
| Apparatus and methods for adjusting performance of integrated circuits | ||
|
Patent #
US 20050280437A1
Filed 06/10/2004
|
Current Assignee
Altera Corporation
|
Original Assignee
Altera Corporation
|
| Pseudo-inverter circuit on SeOI | ||
|
Patent #
US 8,223,582 B2
Filed 06/03/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Memory cell with a channel buried beneath a dielectric layer | ||
|
Patent #
US 8,304,833 B2
Filed 12/21/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| DRAM memory cell having a vertical bipolar injector | ||
|
Patent #
US 8,305,803 B2
Filed 11/09/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Devices and methods for comparing data in a content-addressable memory | ||
|
Patent #
US 8,325,506 B2
Filed 12/21/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Nano-sense amplifier | ||
|
Patent #
US 8,358,552 B2
Filed 05/27/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Arrays of transistors with back control gates buried beneath the insulating film of a semiconductor-on-insulator substrate | ||
|
Patent #
US 8,384,425 B2
Filed 12/06/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | ||
|
Patent #
US 20130049116A1
Filed 11/18/2011
|
Current Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
Original Assignee
Qingqing Liang, Huilong Zhu, Haizhou Yin, Zhijiong Luo
|
| SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | ||
|
Patent #
US 20130049117A1
Filed 11/18/2011
|
Current Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
Original Assignee
Qingqing Liang, Huilong Zhu, Haizhou Yin, Zhijiong Luo
|
| Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer | ||
|
Patent #
US 8,432,216 B2
Filed 01/14/2011
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Device comprising a field-effect transistor in a silicon-on-insulator | ||
|
Patent #
US 8,455,938 B2
Filed 09/20/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer | ||
|
Patent #
US 8,508,289 B2
Filed 01/25/2011
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Electrically conductive path forming below barrier oxide layer and integrated circuit | ||
|
Patent #
US 8,563,398 B2
Filed 12/23/2010
|
Current Assignee
Taiwan Semiconductor Manufacturing Company Limited
|
Original Assignee
International Business Machines Corporation
|
| SRAM-type memory cell | ||
|
Patent #
US 8,575,697 B2
Filed 03/02/2011
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Nano-sense amplifier | ||
|
Patent #
US 8,625,374 B2
Filed 12/18/2012
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Pseudo-inverter circuit on SeOI | ||
|
Patent #
US 8,654,602 B2
Filed 06/13/2012
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Flash memory cell on SeOI having a second control gate buried under the insulating layer | ||
|
Patent #
US 8,664,712 B2
Filed 11/15/2010
|
Current Assignee
Soitec Silicon On Insulator Technologies SA
|
Original Assignee
Soitec S.A.
|
| Method for manufacturing a semiconductor substrate | ||
|
Patent #
US 9,035,474 B2
Filed 06/03/2010
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Semiconductor device with a common back gate isolation region and method for manufacturing the same | ||
|
Patent #
US 9,054,221 B2
Filed 11/18/2011
|
Current Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
Original Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
| INTEGRATED CIRCUIT COMPRISING TRANSISTORS WITH DIFFERENT THRESHOLD VOLTAGES | ||
|
Patent #
US 20150287722A1
Filed 10/11/2013
|
Current Assignee
Stmicroelectronics SA
|
Original Assignee
Stmicroelectronics SA, Commissariat a LEnergie Atomique
|
| Semiconductor device with back gate isolation regions and method for manufacturing the same | ||
|
Patent #
US 9,214,400 B2
Filed 11/18/2011
|
Current Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
Original Assignee
Institute of Microelectronics Chinese Academy of Sciences
|
| SUBSTRATE BIAS FOR FIELD-EFFECT TRANSISTOR DEVICES | ||
|
Patent #
US 20160322385A1
Filed 03/30/2016
|
Current Assignee
Skyworks Solutions Incorporated
|
Original Assignee
Skyworks Solutions Incorporated
|
| Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device | ||
|
Patent #
US 9,490,264 B2
Filed 01/04/2011
|
Current Assignee
Soitec S.A.
|
Original Assignee
Soitec S.A.
|
| Low power die | ||
|
Patent #
US 9,531,374 B2
Filed 11/20/2014
|
Current Assignee
Stmicroelectronics Limited
|
Original Assignee
Stmicroelectronics Limited
|
| Integrated circuit comprising transistors with different threshold voltages | ||
|
Patent #
US 9,911,737 B2
Filed 10/11/2013
|
Current Assignee
Stmicroelectronics SA
|
Original Assignee
Stmicroelectronics SA
|
| Semiconductor device | ||
|
Patent #
US 10,833,673 B2
Filed 02/07/2018
|
Current Assignee
Japan Aerospace Exploration Agency, Mitsubishi Heavy Industries Limited
|
Original Assignee
Mitsubishi Heavy Industries Limited
|
No References
5 Claims
-
1. A semiconductor apparatus which is a MOS-type semiconductor apparatus formed using an SOI substrate formed with a support substrate, an insulation layer, and a semiconductor layer sequentially layered, comprising:
-
a conductor beneath said insulation layer; and
a threshold-value control circuit which compares signals generated by an oscillator in said semiconductor apparatus to a reference signal inputted from outside, and applies a bias voltage to said conductor based on the difference between both signals. - View Dependent Claims (2, 3, 4, 5)
-
1 Specification
[0001] The present invention relates to a technology for optimizing the operating speed and power consumption of transistors by controlling a threshold voltage by way of applying a bias voltage to a support substrate beneath a buried oxide film in a MOS type semiconductor apparatus formed with an SOI substrate.
[0002] In modern MOS-type semiconductor apparatuses, along with the miniaturization of device dimensions, an increase in operating speed and improvement in low-power consumption are being advanced.
[0003] In addition, a decrease in power source voltage has advanced, and the effect the threshold voltage of a transistor has on the operating speed of the transistor or the leak current while turned off is becoming bigger. In other words, as the threshold voltage increases, the leak current while turned off decreases, and power consumption is also reduced, but the operating speed of the transistor becomes slower. Conversely, as the threshold voltage decreases, the operating speed of the transistor becomes faster, but the leak current while turned off increases, and power consumption increases.
[0004] On the other hand, the threshold voltage varies to some extent for each chip product. As a result, for a MOS-type semiconductor apparatus, which uses a plurality of chips, as a whole, a loss is incurred in that the design must be adapted to the slowest of the varying operating speeds among the chips.
[0005] In relation to such a problem, for a bulk process where source areas and drain areas are formed on the surface of a silicon wafer, a method utilizing the substrate bias effect in order to control the threshold is being studied.
[0006] However, when the substrate bias effect is utilized in a bulk process, there are problems in that because the substrate and the source areas or the drain areas have PN-junctions, leak currents in the reverse direction increase, and in that holes generated via impact ionization accumulate in the substrate, causing the substrate potential to change.
[0007] Accordingly, the present invention aims at adjusting the threshold voltage to a predetermined value in a MOS-type semiconductor apparatus, decreasing leak currents without reducing the operating speed of the transistors, and lowering power consumption.
[0008] The present inventors discovered that in an SOI (silicon on insulator) type MOS-type semiconductor apparatus, when conductors are provided in a support substrate beneath an insulation layer (a so-called buried oxide film), and a bias voltage is applied to the conductors, because the conductors and the source areas or the drain areas are insulated via the buried oxide film, unlike a case where the substrate bias effect is used in a bulk process, a problem of increased leak currents in the opposite direction does not arise, and further that, when an oscillator is formed in a MOS-type semiconductor apparatus, by comparing signals generated by this oscillator to a reference signal inputted from outside, and by setting a bias voltage based on the difference between both signals, the threshold voltage can be optimized at an arbitrary value.
[0009] In other words, the present invention provides a semiconductor apparatus which is a MOS-type semiconductor apparatus formed with an SOI substrate in which a support substrate, an insulation layer and a semiconductor layer are sequentially layered, and which has conductors beneath the insulation layer, and further has a threshold-value control circuit which compares signals formed by an oscillator in the semiconductor apparatus to a reference signal inputted from outside, and applies a bias voltage to the conductors based on the difference between both signals.
[0010]FIGS. 1A and 1B are a schematic top surface view (FIG. 1A) and a cross sectional view thereof (FIG. 1B) of one example of an embodiment of the present invention.
[0011]FIG. 2 is a schematic cross sectional view of another embodiment of the present invention.
[0012]FIG. 3 is a block configuration diagram of a threshold value control circuit.
[0013]FIG. 4 is a relationship diagram for a bias voltage and a threshold voltage.
[0014] Hereinafter, the present invention is described in detail with reference to the drawings. In the drawings, identical reference numerals express identical or equivalent component elements.
[0015]FIG. 1A and FIG. 1B are a schematic top surface view (FIG. 1A) and a cross sectional view (FIG. 1B) of one example of an embodiment where the present invention is applied to a MOS-type semiconductor apparatus of an SOI type having a full-depletion type C-MOS (complementary MOS) transistor.
[0016] An SOI type semiconductor apparatus is a semiconductor apparatus formed with an SOI substrate in which semiconductor layers (SOI layers) comprising a support substrate, an insulation layer (buried oxide film), and single-crystal Si are sequentially layered, and it is known that complete isolation of each element becomes easier, and that suppression of soft errors and latch-up which are particular to C-MOS type transistors becomes possible.
[0017] In addition, among SOI type semiconductor apparatuses, those which have a full-depletion type transistor in which the SOI layer is reduced to approximately 100 nm in thickness, and in which the entire SOI layer is substantially depleted by controlling the impurity density of a channel formed in the SOI layer directly beneath a gate electrode to a relatively low state have superior characteristics such as reduced diffused layer capacitance and a sharp rise of drain current in the sub-threshold area, and practical application to portable electronic apparatuses is expected.
[0018] A MOS-type semiconductor apparatus 1 shown in FIGS. 1A and 1B is a MOS-type semiconductor apparatus comprising a full-depletion type C-MOS transistor to which the construction of the present invention is applied. By applying the construction of the present invention to a semiconductor apparatus comprising a full-depletion type transistor, it is possible to effectively control the threshold voltage by applying a bias voltage, and thus it is quite desirable.
[0019] The MOS-type semiconductor apparatus 1 shown in FIGS. 1A and 1B differs from conventional SOI-type semiconductor apparatuses in that in order to enable application of bias voltages Vsub1 and Vsub2, it comprises P-wells (PWL) and N-wells (NWL) as conductors in a support substrate 3 beneath a buried oxide film 2, and in that terminals 4 to which a bias voltage is applied are pulled out to the upper surface, and it also differs in that a threshold-value control circuit is provided between the terminals 4 and earth lines LV0 drawn out from the P-wells (PWL) or the N-wells (NWL) so that the predetermined bias voltages Vsub1 and Vsub2 can be applied between them.
[0020] On the other hand, P-MOS transistors or N-MOS transistors comprising a source area S and a drain area D formed with an SOI layer 5 on the buried oxidized film 2 and a gate electrode 7 formed thereon via a gate oxide film 6 is constructed in a manner similar to full-depletion type SOI-type C-MOS type semiconductor apparatuses of public knowledge. An interlayer insulation film 8 is formed on the P-MOS transistors and the N-MOS transistors, on which power-supply wirings LVdd and the earth lines LV0 are provided. Note that in the figures, wirings formed in the inter-layer insulation film 8 are omitted.
[0021] Such a MOS-type semiconductor apparatus 1 can be obtained by, for example, performing device isolation through the trench method on the SOI substrate based on the SIMOX (separation by implanted oxygen) method, forming the P-wells (PWL) and the N-wells (NWL) by way of ion implantation via the buried oxide film 2, and subsequently forming the N-MOS transistors or the P-MOS transistors by conventional methods. In other words, after forming the P-wells (PWL) and the N-wells (NWL), the gate oxide film 6 is formed via thermal oxidation of the surface of the SOI layer 5, the gate electrode 7 is formed thereon, LDD areas, the source areas S, and the drain areas D are formed via ion implantation with the gate electrode 7 as a mask, the inter-layer insulation film 8 is layered, and the various wirings and terminals 4 are formed.
[0022] In forming the P-wells (PWL) and the N-wells (NWL), it is preferable that the polarity of impurities be set such that the P-wells (PWL) and the N-wells (NWL) become accumulated layers (accumulation) in accordance with the values of the bias voltages Vsub1 and Vsub2 applied thereto. Further, in a case where the support substrate 3 is earthed, it is preferable that the support substrate 3 be formed with a triple-well structure, as shown in FIG. 2.
[0023] For the gate electrode 8, it is preferable that N-type or P-type polysilicon, or a high-melting point metal such as W, Ti or a high-melting point intermetallic compound such as TiN having work functions around the mid-gap of Si be utilized.
[0024] As shown in FIGS. 1A and 1B, in a C-MOS construction in which the N-MOS and the P-MOS are alternately disposed, it is preferable that bias voltages Vsub1 and Vsub2 appropriate for each row of the P-wells (PWL) and the N-wells (NWL) be applied simultaneously. In this case, it is preferable, ordinarily, that the bias voltage Vsub1 applied to the P-wells (PWL) and the bias voltage Vsub2 applied to the N-wells (NWL) be set such that Vsub1=−Vsub2.
[0025]FIG. 3 is a block configuration diagram of a threshold-value control circuit utilized in the MOS-type semiconductor apparatus shown in FIGS. 1A and 1B. This threshold-value control circuit is an application of a publicly known AFC (Automatic Frequency Control) circuit, and it comprises a ring oscillator which oscillates signals based on drive currents of an arbitrary N-MOS or P-MOS transistor in the semiconductor apparatus, a frequency divider which down-converts the oscillation frequency of the ring oscillator, a phase detector into which signals f (SOI) from the frequency divider and reference signals f (ref) of a constant frequency from outside are inputted, a charge pump (Charge Pumping) circuit which enables the application of bias voltages at a voltage higher than the power source voltage, and a low-pass filter.
[0026] On the other hand, when the relationship between the bias voltage Vsub and the threshold voltage Vth of a full-depletion type N-MOS transistor is simulated, the results shown in FIG. 4 are obtained. Conditions for this simulation are TOX/TSOI/TBOX=3.5/30/100 nm, threshold value judging current=0.1 μA/μm. Further the dotted line is a relationship diagram for the bias voltage Vsub and the threshold voltage Vth generated by variations in physical dimensions. The area marked by oblique lines is a normal operating range of the N-MOS transistor.
[0027] As such, the threshold-value control circuit compensates for variations in the threshold voltage Vth caused by variations in the manufacture of chips or by the in-use environment by optimizing the bias voltages Vsub1 and Vsub2 applied to the P-wells (PWL) or the N-wells (NWL), and adjusts the threshold voltage Vth such that it is within the normal operating range of a transistor. For example, with respect to an N-MOS chip whose threshold voltage Vth is high, leak current is low, operating speed is slow, and thus whose signal f (SOI) is slow, when the initial bias voltage Vsub is 0V (refer to dot A shown in FIG. 4), if a difference between the signal f (SOI) and the reference signal f (ref) is detected by the phase detector, the bias voltage Vsub applied to the N-MOS chip from the charge pump circuit becomes 4V, and a predetermined operating speed (refer to dot B shown in FIG. 4) can be obtained. In addition, when a predetermined operating speed is already obtained, a difference between the signal f (SOI) and the reference signal f (ref) is not detected by the phase detector. Accordingly, in this case, the bias voltage applied from the charge pump circuit is held at 4V.
[0028] The present invention is not limited to the modes described above, and may take various modes. For example, conductors in a support substrate to which a bias voltage is applied are not only limited to wells formed via ion implantation in the support substrate, but may also be back gate electrodes formed beneath the buried oxide film.
[0029] Further, the present invention can be applied to semiconductor apparatuses comprising long-channel transistors, and is not limited to full-depletion type transistors whose thickness of the SOI layer is roughly 100 nm or below.
[0030] According to the MOS-type semiconductor apparatus of the present invention, because the optimal threshold voltage can be set depending on the required operating speed and the like regardless of variations in manufacture among the chips or of changes in temperature, leak current can be reduced and power consumption can be lowered without lowering the operating speed of the transistors. Further, because the margin of irregularity during design can thus be estimated to be less, it is possible to enhance the minimum operating speed of the chips.
-
- Resources
-
Current AssigneeSony Corporation
-
Original AssigneeSony Corporation
-
InventorsMatsumoto, Koichi
-
Time in patent office0 Days
-
Field of Search
-
US Class Current327/534
-
CPC Class CodesH01L 27/1203 the substrate comprising an...H03K 19/0013 in field effect transistor ...H03K 19/0027 in field effect transistor ...H03K 2217/0018 Special modifications or us...