INITIALIZATION SCHEME DURING DUAL PROGRAMMING OF A MEMORY SYSTEM
First Claim
Patent Images
1. A method for handling a power off in a memory system, the method comprising:
- establishing a primary update meta-block and a secondary update meta-block for dual programming in one or more streams;
cycling the primary update meta-block and the secondary update meta-block by utilizing a free block list;
storing a stream index and a free block list index in an error correction code (ECC) page header; and
recreating, upon the power cycle in the memory system, the primary update meta-block and the secondary update meta-block for the one or more streams utilizing a comparison of the ECC page header.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory system or flash memory device may include mechanism for handling power loss with a dual programming architecture. The state of primary and secondary blocks may be reconstructed to a state immediately preceding a power loss. The reconstruction may include comparing error correction code (ECC) headers of blocks to recreate a block exchange with fewer control updates. The comparison can be used to identify a primary and secondary block. The header may identify a particular stream, identify a free block, identify a release block, and other information.
17 Citations
20 Claims
-
1. A method for handling a power off in a memory system, the method comprising:
-
establishing a primary update meta-block and a secondary update meta-block for dual programming in one or more streams; cycling the primary update meta-block and the secondary update meta-block by utilizing a free block list; storing a stream index and a free block list index in an error correction code (ECC) page header; and recreating, upon the power cycle in the memory system, the primary update meta-block and the secondary update meta-block for the one or more streams utilizing a comparison of the ECC page header. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A method in a dual programming memory system comprising:
-
replaying a block exchange to identify a primary block and a secondary block immediately before a power cycle by starting with an initial primary block and an initial secondary block; and comparing an error correction code (ECC) page header for each of the blocks during the replaying, wherein the primary block and the secondary block are identified when the ECC page headers match. - View Dependent Claims (14, 15, 16)
-
-
17. A memory initialization memory in a dual programming scheme, the method comprising:
-
utilizing a primary update block and a secondary update block in the dual programming scheme in one or more streams; cycling the primary update block and the secondary update block by utilizing a free block list to use a free block form the free block list as the secondary update block; storing initialization information in an error correction code (ECC) page header; and initializing, upon a power loss, the primary update block and the secondary update block using the initialization information by comparing ECC page headers as blocks are cycled. - View Dependent Claims (18, 19, 20)
-
Specification