3D SEMICONDUCTOR DEVICE AND STRUCTURE
First Claim
1. An Integrated Circuit device, comprising:
- a first layer comprising first single crystal transistors;
a second layer overlaying said first layer, said second layer comprising second single crystal transistors,wherein said second layer thickness is less than one micron,wherein a plurality of said first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to said plurality of said first transistors that cross said first dice lane,wherein a plurality of said second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to said plurality of said second transistors that cross said second dice lane, andwherein said second dice lane is overlaying and aligned to said first dice lane; and
at least one thermal conducting path from at least one of said second single crystal transistors to an external surface of said device.
1 Assignment
0 Petitions
Accused Products
Abstract
An Integrated Circuit device, including: a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single crystal transistors, where the second layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of the first transistors that cross the first dice lane, where a plurality of the second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to the plurality of the second transistors that cross the second dice lane, and at least one thermal conducting path from at least one of the second single crystal transistors to an external surface of the device.
15 Citations
20 Claims
-
1. An Integrated Circuit device, comprising:
-
a first layer comprising first single crystal transistors; a second layer overlaying said first layer, said second layer comprising second single crystal transistors, wherein said second layer thickness is less than one micron, wherein a plurality of said first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to said plurality of said first transistors that cross said first dice lane, wherein a plurality of said second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to said plurality of said second transistors that cross said second dice lane, and wherein said second dice lane is overlaying and aligned to said first dice lane; and at least one thermal conducting path from at least one of said second single crystal transistors to an external surface of said device. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A 3D semiconductor device, comprising:
-
a first layer comprising first single crystal transistors; a second layer overlying said first single crystal transistors and comprising second single crystal transistors, wherein said second layer thickness is less than one micron, wherein a plurality of said first single crystal transistors is circumscribed by a first guard ring, wherein a plurality of said second single crystal transistors is circumscribed by a second guard ring, and wherein said second guard ring overlays and is aligned to said first guard ring; and at least one thermal conducting path from at least one of said second single crystal transistors to an external surface of said device. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A 3D semiconductor device, comprising:
-
a first structure comprising first single crystal transistors; a second structure overlying said first single crystal transistors and comprising second single crystal transistors, wherein at least one of said second single crystal transistors is at least partially self-aligned to at least one of said first single crystal transistors; and at least one thermal conducting path from at least one of said second single crystal transistors to an external surface of said device. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification