×

POROUS SEMICONDUCTOR LAYER TRANSFER FOR AN INTEGRATED CIRCUIT STRUCTURE

  • US 20180068886A1
  • Filed: 09/02/2016
  • Published: 03/08/2018
  • Est. Priority Date: 09/02/2016
  • Status: Active Application
First Claim
Patent Images

1. A method of fabricating an integrated circuit structure, comprising:

  • etching a bulk semiconductor wafer to create a porous semiconductor layer;

    epitaxially growing a semiconductor device layer on the porous semiconductor layer;

    fabricating an active device on the semiconductor device layer;

    depositing a front-side dielectric on the active device;

    bonding a handle substrate to the front-side dielectric on the active device;

    removing at least a portion of the bulk semiconductor wafer; and

    selectively etching away the porous semiconductor layer, while retaining the semiconductor device layer.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×