Biasing methods and devices for power amplifiers
First Claim
Patent Images
1. A biasing method comprising the steps of:
- providing an amplifier having an amplifier input and an amplifier output;
tapping the amplifier output to generate an AC voltage;
rectifying the AC voltage to generate a rectified voltage; and
dividing the rectified voltage to produce one or more bias voltages to bias the amplifier,wherein the AC voltage is generated by using an AC voltage divider comprising an in-series arrangement of one or more resistors and one or more capacitors.
2 Assignments
0 Petitions
Accused Products
Abstract
Biasing methods and devices for power amplifiers are described. The described methods and devices use the power amplifier output voltage to generate bias voltages. The bias voltages are obtained using rectifiers and voltage dividers. The described biasing methods and devices can be used with class-E power amplifiers.
74 Citations
48 Claims
-
1. A biasing method comprising the steps of:
-
providing an amplifier having an amplifier input and an amplifier output; tapping the amplifier output to generate an AC voltage; rectifying the AC voltage to generate a rectified voltage; and dividing the rectified voltage to produce one or more bias voltages to bias the amplifier, wherein the AC voltage is generated by using an AC voltage divider comprising an in-series arrangement of one or more resistors and one or more capacitors. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A biasing method for class-E power amplifiers comprising the steps of:
-
providing a class-E power amplifier comprising a plurality of MOSFET devices adapted operate in an ON state or an OFF state, wherein the class-E power amplifier has an output that is coupled to a load network; generating an amplifier output voltage at the amplifier output; providing a biasing capacitance receiving the amplifier output voltage at one end and generating an AC voltage at another end; generating a resonance condition through a combination of the biasing capacitance with the load network when the plurality of MOSFET devices are in the OFF state, and rectifying the AC voltage to generate one or more bias voltages to the class-E power amplifier. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13)
-
-
14. A bias circuit connectable, during operation, to a power amplifier comprising a plurality of MOSFET devices to produce a power amplifier AC output voltage at a power amplifier output, the bias circuit comprising:
-
a rectifier, the rectifier having a rectifier DC voltage output and rectifying an AC voltage originated from the power amplifier AC output voltage to a DC voltage at the rectifier DC voltage output, the DC voltage being input, during operation, to one or more gate terminals of the MOSFET devices of the power amplifier, wherein an AC voltage divider is connected between the amplifier output and the rectifier, the AC voltage divider comprising an arrangement in series of a voltage dividing capacitor and a plurality of resistors. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. A bias circuit connectable, during operation, to a power amplifier comprising a plurality of MOSFET devices to produce a power amplifier AC output voltage at a power amplifier output, the bias circuit comprising:
-
one or more rectifiers to rectify the power amplifier AC output voltage to generate one or more bias outputs; and one or more AC voltage dividers each connected between the amplifier output and a respective rectifier, wherein each AC voltage divider comprises an arrangement in series of a bias capacitor with a plurality of resistors. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36, 37, 38)
-
-
39. An RF power amplifier for amplifying an input signal comprising:
-
an amplifier input; an amplifier output; a reference node; a first inductor adapted to connect the amplifier output to a power supply; a plurality of devices arranged in a cascode configuration between the amplifier output and the reference node; an output capacitor connected between the amplifier output and the reference node; an output resonant circuit comprising a second inductor connected in series with a capacitor, the output resonant circuit being connected at one end to the amplifier output and connectable at another end to a load; a bias circuit comprising; an RF voltage divider having an RF voltage divider output, the RF voltage divider being connected with the amplifier output on one side and with a shunt capacitor on another side, the shunt capacitor connecting the RF voltage divider to the reference node; a rectifier circuit having a rectifier circuit output, the rectifier circuit being connected with the RF voltage divider output on one side and with the reference node on another side; a DC voltage divider comprising a DC voltage divider first end, a DC voltage divider second end and two or more DC voltage divider outputs, wherein the DC voltage divider first end is connected to the rectifier circuit output and the DC voltage divider second end is connected to the reference node. - View Dependent Claims (40, 41, 42, 43, 44, 45, 46, 47, 48)
-
Specification